T32CZ20_sysctrl.h File Reference

This is the chip specific include file for the T32CZ20 system control register. More...

#include "tr_hal_platform.h"

Include dependency graph for T32CZ20_sysctrl.h:

This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Data Structures
struct	SYS_CTRL_REGISTERS_T
	offsets for where to find chip registers needed for System Control register which is used to configure GPIO pins (what mode are they in and pull up/down and open drain enable, etc see section 19.3 in the chip datasheet More...

Macros
#define	TR_HAL_NUM_PULL_REGISTERS   4
	defines for dealing with the SYS_CTRL pull registers and drive registers
#define	TR_HAL_PINS_PER_PULL_REG   8
#define	TR_HAL_NUM_DRIVE_REGISTERS   2
#define	TR_HAL_PINS_PER_DRIVE_REG   16
#define	SYS_CTRL_HCLK_SELECT_XTAL_CLK   0x00
#define	SYS_CTRL_HCLK_SELECT_PLL_CLK   0x01
#define	SYS_CTRL_HCLK_SELECT_XTAL_CLK_DIV2   0x02
#define	SYS_CTRL_HCLK_SELECT_RCO_1M   0x03
#define	SYS_CTRL_HCLK_SELECT_MASK   0x03
#define	SYS_CTRL_PER_CLK_SELECT_XTAL_CLK   0x00
#define	SYS_CTRL_PER_CLK_SELECT_XTAL_CLK_DIV2   0x04
#define	SYS_CTRL_PER_CLK_SELECT_RCO_1M   0x08
#define	SYS_CTRL_PER_CLK_SELECT_MASK   0x0C
#define	SYS_CTRL_SLOW_CLK_SELECT_RCO_32K   0x00
#define	SYS_CTRL_SLOW_CLK_SELECT_XO_32K   0x40
#define	SYS_CTRL_SLOW_CLK_SELECT_EXTERNAL   0xC0
#define	SYS_CTRL_SLOW_CLK_SELECT_MASK   0xC0
#define	SYS_CTRL_BASEBAND_FREQ_48_MHZ   0x00
#define	SYS_CTRL_BASEBAND_FREQ_64_MHZ   0x100
#define	SYS_CTRL_BASEBAND_FREQ_36_MHZ   0x600
#define	SYS_CTRL_BASEBAND_FREQ_40_MHZ   0x700
#define	SYS_CTRL_BASEBAND_PLL_ENABLE   0x8000
#define	SYS_CTRL_BASEBAND_PLL_DISABLE   0x0000
#define	SYS_CTRL_UART_CLOCK_SELECT_PER_CLOCK   0x00
#define	SYS_CTRL_UART_CLOCK_SELECT_RCO_1M   0x02
#define	SYS_CTRL_UART_CLOCK_SELECT_RCO_32K   0x03
#define	SYS_CTRL_UART0_CLOCK_SELECT_BIT_SHIFT   0
#define	SYS_CTRL_UART1_CLOCK_SELECT_BIT_SHIFT   2
#define	SYS_CTRL_UART2_CLOCK_SELECT_BIT_SHIFT   4
#define	SYS_CTRL_SLOW_CLK_ENABLE_EXTERNAL   0x2000
#define	SYS_CTRL_SLOW_CLK_EXTERNAL_SRC_SHIFT   8
#define	SYS_CTRL_PWM_CLOCK_SELECT_HCLK   0x00
#define	SYS_CTRL_PWM_CLOCK_SELECT_PER_CLK   0x01
#define	SYS_CTRL_PWM_CLOCK_SELECT_RCO_1M   0x02
#define	SYS_CTRL_PWM_CLOCK_SELECT_SLOW_CLK   0x03
#define	SYS_CTRL_PWM0_CLOCK_SELECT_BIT_SHIFT   16
#define	SYS_CTRL_PWM1_CLOCK_SELECT_BIT_SHIFT   18
#define	SYS_CTRL_PWM2_CLOCK_SELECT_BIT_SHIFT   20
#define	SYS_CTRL_PWM3_CLOCK_SELECT_BIT_SHIFT   22
#define	SYS_CTRL_PWM4_CLOCK_SELECT_BIT_SHIFT   24
#define	SYS_CTRL_TIMER_CLOCK_SELECT_PER_CLK   0x00
#define	SYS_CTRL_TIMER_CLOCK_SELECT_RCO_1M   0x02
#define	SYS_CTRL_TIMER_CLOCK_SELECT_SLOW_CLK   0x03
#define	SYS_CTRL_TIMER0_CLOCK_SELECT_BIT_SHIFT   26
#define	SYS_CTRL_TIMER1_CLOCK_SELECT_BIT_SHIFT   28
#define	SYS_CTRL_TIMER2_CLOCK_SELECT_BIT_SHIFT   30
#define	TR_HAL_POWER_NORMAL   0x00
#define	TR_HAL_POWER_LITE_SLEEP   0x01
#define	TR_HAL_POWER_DEEP_SLEEP   0x02
#define	TR_HAL_POWER_POWERDOWN   0x04
#define	SYS_CTRL_CHIP_REGISTERS   ((SYS_CTRL_REGISTERS_T *) CHIP_MEMORY_MAP_SYS_CTRL_BASE)
#define	SCC_UART0_CLOCK_BIT   16
#define	SCC_UART1_CLOCK_BIT   17
#define	SCC_UART2_CLOCK_BIT   18

Detailed Description

This is the chip specific include file for the T32CZ20 system control register.

---

SPDX-License-Identifier: LicenseRef-TridentMSLA SPDX-FileCopyrightText: 2025 Trident IoT, LLC https://www.tridentiot.com

---